4H-SiC lateral metal-oxide-semiconductor field effect transistor (MOSFET) were fabricated on on-axis high purity semi-insulating (HPSI) SiC substrate without using epitaxial layer. The lateral MOSFET adopted current path layer (CPL) between gate and drain region for obtain MOSFET characteristics. The CPL was formed by ion-implantation and acts like a drift region of the conventional lateral MOSFET. By using semi-insulating substrate and CPL, 1093 V of breakdown voltage (BV) and 89.8 mΩcm2 of specific on-resistance (Ron,sp) were obtained with 20 μm long CPL. Experimentally extracted field-effect channel mobility was 21.7 cm2/Vs and the figure-of-merit (FoM, BV2/Ron,sp) was 13.3 MW/cm2.

source: iopscience

For more information, please visit our website: http://www.siliconcarbidewafer.com,

send us email at sales@powerwaywafer.com and powerwaymaterial@gmail.com